"Simplifying Circuits for Formal Verification Using Parametric Representation."

In-Ho Moon et al. (2002)

> Home

Details and statistics

DOI: 10.1007/3-540-36126-X_4

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fmcad/MoonKKSP02
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fmcad/MoonKKSP02
In-Ho Moon, Hee-Hwan Kwak, James H. Kukula, Thomas R. Shiple, Carl Pixley:
Simplifying Circuits for Formal Verification Using Parametric Representation. FMCAD 2002: 52-69

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.