"Using Formal Verification Techniques to Reduce Simulation and Test Effort."

Odile Laurent, Pierre Michel, Virginie Wiels (2001)

> Home

Details and statistics

DOI: 10.1007/3-540-45251-6_27

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fm/LaurentMW01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fm/LaurentMW01
Odile Laurent, Pierre Michel, Virginie Wiels:
Using Formal Verification Techniques to Reduce Simulation and Test Effort. FME 2001: 465-477

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.