![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Fault Tolerant Implementation of Xilinx Vertex FPGA for Sensor Systems ..."
S. P. Anandaraj et al. (2010)
- S. P. Anandaraj, R. Naveen Kumar, S. Ravi
, S. S. V. N. Sharma:
Fault Tolerant Implementation of Xilinx Vertex FPGA for Sensor Systems through On-Chip System Evolution. FGIT-FGCN (2) 2010: 459-468
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.