"A Scalable FIR Filter Using 32-bit Floating-Point Complex Arithmetic on a ..."

Al Walters, Peter Athanas (1998)

Details and statistics

DOI: 10.1109/FPGA.1998.707941

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics