"BitSys: Bitwise Systolic Array Architecture for Multi-precision Quantized ..."

Yuhao Liu, Salim Ullah, Akash Kumar (2024)

> Home

Details and statistics

DOI: 10.1109/FCCM60383.2024.00042

access: closed

type: Conference or Workshop Paper

metadata version: 2024-09-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fccm/LiuUK24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fccm/LiuUK24
Yuhao Liu, Salim Ullah, Akash Kumar:
BitSys: Bitwise Systolic Array Architecture for Multi-precision Quantized Hardware Accelerators. FCCM 2024: 220

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.