"Synthesis of clock trees for Sampled-Data Analog IC blocks."

Bilgiday Yuce et al. (2013)

> Home

Details and statistics

DOI: 10.1109/EWDTS.2013.6673154

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ewdts/YuceKETTGBADU13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ewdts/YuceKETTGBADU13
Bilgiday Yuce, Seyrani Korkmaz, Vahap Baris Esen, Fatih Temizkan, Cihan Tunc, Gokhan Guner, I. Faik Baskaya, Iskender Agi, Günhan Dündar, H. Fatih Ugurdag:
Synthesis of clock trees for Sampled-Data Analog IC blocks. EWDTS 2013: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.