"Metastability testing at FPGA circuit design using propagation time ..."

Branka Medved Rogina et al. (2010)

> Home

Details and statistics

DOI: 10.1109/EWDTS.2010.5742050

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/ewdts/RoginaSSMVM10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ewdts/RoginaSSMVM10
Branka Medved Rogina, Peter Skoda, Karolj Skala, Ivan Michieli, Maja Vlah, Sinisa Marijan:
Metastability testing at FPGA circuit design using propagation time characterization. EWDTS 2010: 80-85

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.