"Vector-Logical In-Memory Simulation of Faults as Truth Table Addresses."

Vladimir Hahanov et al. (2024)

> Home

Details and statistics

DOI: 10.1109/EWDTS63723.2024.10873615

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ewdts/HahanovLHCDHKPH24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ewdts/HahanovLHCDHKPH24
Vladimir Hahanov, Eugenia Litvinova, Hanna Hahanova, Svetlana Chumachenko, Zaza Davitadze, Irina V. Hahanova, Heorhii Kulak, Veronika Ponomarova, Abdullayev Vugar Hacimahmud:
Vector-Logical In-Memory Simulation of Faults as Truth Table Addresses. EWDTS 2024: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.