"FPGA acceleration of Sparse Matrix-Vector Multiplication based on ..."

Hong-Yuan Jheng et al. (2011)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/eusipco/JhengSRG11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/JhengSRG11
Hong-Yuan Jheng, C. C. Sun, Shanq-Jang Ruan, Jürgen Götze:
FPGA acceleration of Sparse Matrix-Vector Multiplication based on Network-on-Chip. EUSIPCO 2011: 744-748

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.