"FPGA Implementation of a TVWS Up- and Downconverter Using Non-Power-of-Two ..."

Vianney Anis et al. (2019)

> Home

Details and statistics

DOI: 10.23919/EUSIPCO.2019.8902588

access: closed

type: Conference or Workshop Paper

metadata version: 2019-12-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/eusipco/AnisGWC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eusipco/AnisGWC19
Vianney Anis, Jincheng Guo, Stephan Weiss, Louise H. Crockett:
FPGA Implementation of a TVWS Up- and Downconverter Using Non-Power-of-Two FFT Modulated Filter Banks. EUSIPCO 2019: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.