"Scaling of Trigate nanowire (NW) MOSFETs Down to 5 nm Width: 300 K ..."

Veeresh Deshpande et al. (2012)

> Home

Details and statistics

DOI: 10.1109/ESSDERC.2012.6343348

access: closed

type: Conference or Workshop Paper

metadata version: 2022-11-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/essderc/DeshpandeBJWVCRVTVTPPPSF12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/essderc/DeshpandeBJWVCRVTVTPPPSF12
Veeresh Deshpande, Sylvain Barraud, Xavier Jehl, Romain Wacquez, Maud Vinet, Remi Coquand, B. Roche, B. Voisin, François Triozon, C. Vizioz, L. Tosti, Bernard Previtali, P. Perreau, T. Poiroux, Marc Sanquer, Olivier Faynot:
Scaling of Trigate nanowire (NW) MOSFETs Down to 5 nm Width: 300 K transition to Single Electron Transistor, challenges and opportunities. ESSDERC 2012: 121-124

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.