"A 51.4 Mb/s FSK transmitter employing a Phase Domain Digital Synthesizer ..."

Raghavasimhan Thirunarayanan et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2016.7598259

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ThirunarayananR16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ThirunarayananR16
Raghavasimhan Thirunarayanan, David Ruffieux, Nicola Scolari, Christian C. Enz:
A 51.4 Mb/s FSK transmitter employing a Phase Domain Digital Synthesizer with 1.5 µs start-up for energy efficient duty cycling. ESSCIRC 2016: 129-132

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.