"0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme."

Toshikazu Suzuki et al. (2010)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2010.5619716

access: closed

type: Conference or Workshop Paper

metadata version: 2020-04-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/SuzukiMKMS10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/SuzukiMKMS10
Toshikazu Suzuki, Shinichi Moriwaki, Atsushi Kawasumi, Shinji Miyano, Hirofumi Shinohara:
0.5-V, 150-MHz, bulk-CMOS SRAM with suspended bit-line read scheme. ESSCIRC 2010: 354-357

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.