"A 9-16Gb/s clock and data recovery circuit with three-state phase detector ..."

Afshin Rezayee, Kenneth Martin (2003)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2003.1257227

access: closed

type: Conference or Workshop Paper

metadata version: 2023-07-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/RezayeeM03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/RezayeeM03
Afshin Rezayee, Kenneth Martin:
A 9-16Gb/s clock and data recovery circuit with three-state phase detector and dual-path loop architecture. ESSCIRC 2003: 683-686

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.