"A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS ..."

Paul Madeira, Marc-Andre LaCroix, John Hogeboom (2007)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2007.4430359

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/MadeiraLH07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/MadeiraLH07
Paul Madeira, Marc-Andre LaCroix, John Hogeboom:
A low jitter clocking strategy for a 7.5-Gb/s SerDes array in 65nm CMOS technology. ESSCIRC 2007: 532-535

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.