"A 0.78-µW 96-Ch. Deep Sub-Vt Neural Spike Processor Integrated with ..."

Jiangyi Li et al. (2018)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2018.8494273

access: closed

type: Conference or Workshop Paper

metadata version: 2018-10-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/LiCKJYKJKS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/LiCKJYKJKS18
Jiangyi Li, Pavan Kumar Chundi, Sung Kim, Zhewei Jiang, Minhao Yang, Joonseong Kang, Seungchul Jung, Sang Joon Kim, Mingoo Seok:
A 0.78-µW 96-Ch. Deep Sub-Vt Neural Spike Processor Integrated with a Nanowatt Power Management Unit. ESSCIRC 2018: 154-157

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.