"Half VDD Clock-Swing Flip-Flop with Reduced Contention for up to 60% Power ..."

David Levacq et al. (2007)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2007.4430277

access: closed

type: Conference or Workshop Paper

metadata version: 2024-03-11

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/LevacqYKTS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/LevacqYKTS07
David Levacq, Muhammad Yazid, Hiroshi Kawaguchi, Makoto Takamiya, Takayasu Sakurai:
Half VDD Clock-Swing Flip-Flop with Reduced Contention for up to 60% Power Saving in Clock Distribution. ESSCIRC 2007: 190-193

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.