"55nm CMOS 12-bit 250MHz digital-to-analog converter with dynamic voltage ..."

Tzu-Chi Huang et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2011.6044987

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/HuangCLYCPH11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/HuangCLYCPH11
Tzu-Chi Huang, Wen-Shen Chou, Yu-Huei Lee, Yao-Yi Yang, Ke-Horng Chen, Yung-Chow Peng, Fu-Lung Hsueh:
55nm CMOS 12-bit 250MHz digital-to-analog converter with dynamic voltage scaling (DVS) technique through single-inductor dual-output (SIDO) converter. ESSCIRC 2011: 383-386

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.