"An 80-MHz 0.4V ULV SRAM macro in 28nm FDSOI achieving 28-fJ/bit access ..."

Thomas Haine et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2017.8094588

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/HaineNSMFB17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/HaineNSMFB17
Thomas Haine, Quoc-Khoi Nguyen, François Stas, Ludovic Moreau, Denis Flandre, David Bol:
An 80-MHz 0.4V ULV SRAM macro in 28nm FDSOI achieving 28-fJ/bit access energy with a ULP bitcell and on-chip adaptive back bias generation. ESSCIRC 2017: 312-315

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.