"An Inherently Secure FPGA using PUF Hardware-Entanglement and Side-Channel ..."

Burak Erbagci et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2019.8902789

access: closed

type: Conference or Workshop Paper

metadata version: 2019-11-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ErbagciAEM19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ErbagciAEM19
Burak Erbagci, Nail Etkin Can Akkaya, Cagri Erbagci, Ken Mai:
An Inherently Secure FPGA using PUF Hardware-Entanglement and Side-Channel Resistant Logic in 65nm Bulk CMOS. ESSCIRC 2019: 65-68

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.