"A 25 Gb/s 60 GHz digital power amplifier in 28nm CMOS."

Kaushik Dasgupta et al. (2017)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2017.8094562

access: closed

type: Conference or Workshop Paper

metadata version: 2017-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/DasguptaDTDJC17
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/DasguptaDTDJC17
Kaushik Dasgupta, Saeid Daneshgar, Chintan Thakkar, Kunal Datta, James E. Jaussi, Bryan Casper:
A 25 Gb/s 60 GHz digital power amplifier in 28nm CMOS. ESSCIRC 2017: 207-210

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.