"A 65nm SRAM achieving 250mV retention and 350mV, 1MHz, 55fJ/bit access ..."

Sylvain Clerc et al. (2012)

Details and statistics

DOI: 10.1109/ESSCIRC.2012.6341317

access: closed

type: Conference or Workshop Paper

metadata version: 2022-04-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics