"A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and ..."

Martin Clara et al. (2008)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2008.4681842

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/ClaraKGMSP08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/ClaraKGMSP08
Martin Clara, Wolfgang Klatzer, Daniel Gruber, Arnold Marak, Berthold Seger, Wolfgang Pribyl:
A 1.5V 13bit 130-300MS/s self-calibrated DAC with active output stage and 50MHz signal bandwidth in 0.13μm CMOS. ESSCIRC 2008: 262-265

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.