"Delay partitioning helps reducing variability in 3DVLSI."

A. Ayres et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ESSCIRC.2016.7598246

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esscirc/AyresRBFV16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esscirc/AyresRBFV16
A. Ayres, Olivier Rozeau, B. Borot, Laurent Fesquet, Maud Vinet:
Delay partitioning helps reducing variability in 3DVLSI. ESSCIRC 2016: 75-78

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.