"Combination of Hardware and Software: An Efficient AES Implementation ..."

Jingquan Ge et al. (2018)

> Home

Details and statistics

DOI: 10.1007/978-3-319-99073-6_10

access: closed

type: Conference or Workshop Paper

metadata version: 2025-01-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/esorics/GeGTXLY18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/esorics/GeGTXLY18
Jingquan Ge, Neng Gao, Chenyang Tu, Ji Xiang, Zeyi Liu, Jun Yuan:
Combination of Hardware and Software: An Efficient AES Implementation Resistant to Side-Channel Attacks on All Programmable SoC. ESORICS (1) 2018: 197-217

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.