"A scalable FPGA-based cerebellum for passage-of-time representation."

Junwen Luo et al. (2014)

> Home

Details and statistics

DOI: 10.1109/EMBC.2014.6944279

access: closed

type: Conference or Workshop Paper

metadata version: 2021-10-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/embc/LuoCMYTD14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/embc/LuoCMYTD14
Junwen Luo, Graeme Coapes, Terrence S. T. Mak, Tadashi Yamazaki, Chung Tin, Patrick Degenaar:
A scalable FPGA-based cerebellum for passage-of-time representation. EMBC 2014: 3102-3105

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.