"A pipeline VLSI design of fast singular value decomposition processor for ..."

Kuan-Ju Huang et al. (2013)

> Home

Details and statistics

DOI: 10.1109/EMBC.2013.6609908

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/embc/HuangSCFF13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/embc/HuangSCFF13
Kuan-Ju Huang, Wei-Yeh Shih, Jui-Chung Chang, Chih-Wei Feng, Wai-Chi Fang:
A pipeline VLSI design of fast singular value decomposition processor for real-time EEG system based on on-line recursive independent component analysis. EMBC 2013: 1944-1947

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.