"Massively parallel neural signal processing: System-on-Chip design with FPGAs."

Karthikeyan Balasubramanian, Iyad Obeid (2011)

> Home

Details and statistics

DOI: 10.1109/IEMBS.2011.6091141

access: closed

type: Conference or Workshop Paper

metadata version: 2018-11-14

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/embc/Balasubramanian11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/embc/Balasubramanian11
Karthikeyan Balasubramanian, Iyad Obeid:
Massively parallel neural signal processing: System-on-Chip design with FPGAs. EMBC 2011: 4609-4612

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.