"A Design of Data Path Based on CMOS Logic for a 72-Gb/s PAM-4 Transmitter ..."

Moon-Chul Choi et al. (2019)

> Home

Details and statistics

DOI: 10.23919/ELINFOCOM.2019.8706420

access: closed

type: Conference or Workshop Paper

metadata version: 2019-12-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/elinfocom/ChoiJKJ19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/elinfocom/ChoiJKJ19
Moon-Chul Choi, Haram Ju, Han-Gon Ko, Deog-Kyoon Jeong:
A Design of Data Path Based on CMOS Logic for a 72-Gb/s PAM-4 Transmitter in 28-nm CMOS. ICEIC 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.