"Design and Implementation of Neural Network Accelerated SOC Based on Small ..."

Dexing Qin et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3573428.3573757

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/eitce/QinBWH22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eitce/QinBWH22
Dexing Qin, Xue Bai, Yiliang Wu, Yendo Hu:
Design and Implementation of Neural Network Accelerated SOC Based on Small RISC-V Processor. EITCE 2022: 1867-1872

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.