"Two-stage Pipelined SRAM Design Based on 14nm FinFET Process."

Yuan Lou et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3573428.3573497

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/eitce/LouZYMZ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eitce/LouZYMZ22
Yuan Lou, Lijun Zhang, Yuling Yan, Lijun Ma, Zhongda Zhang:
Two-stage Pipelined SRAM Design Based on 14nm FinFET Process. EITCE 2022: 400-405

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.