"A High-Performance Wide FPGA Adder Based on Carry Chains."

Hui Li et al. (2020)

> Home

Details and statistics

DOI: 10.1145/3443467.3443868

access: closed

type: Conference or Workshop Paper

metadata version: 2023-08-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/eitce/LiLLY20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/eitce/LiLLY20
Hui Li, Zhidong Liang, Hanwen Li, Yazhou Ye:
A High-Performance Wide FPGA Adder Based on Carry Chains. EITCE 2020: 860-864

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.