"Design of a 1.5 GHz Low jitter DCO Ring in 28 nm CMOS Process."

Pierre Bisiaux et al. (2020)

> Home

Details and statistics

DOI: 10.1109/ECCTD49232.2020.9218352

access: closed

type: Conference or Workshop Paper

metadata version: 2022-01-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ecctd/BisiauxBKSG20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ecctd/BisiauxBKSG20
Pierre Bisiaux, Elena Blokhina, Eugene Koskin, Teerachot Siriburanon, Dimitri Galayko:
Design of a 1.5 GHz Low jitter DCO Ring in 28 nm CMOS Process. ECCTD 2020: 1-5

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.