![](https://dblp.uni-trier.de./img/logo.320x120.png)
![search dblp search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
![search dblp](https://dblp.uni-trier.de./img/search.dark.16x16.png)
default search action
"Design and Simulation of Data Acquisition system using Ethernet for Zynq ..."
Prajwal Angadi et al. (2024)
- Prajwal Angadi, S. Satwika, E. Shreya, S. Jamuna:
Design and Simulation of Data Acquisition system using Ethernet for Zynq 7000 SoC FPGA. ECAI 2024: 1-4
![](https://dblp.uni-trier.de./img/cog.dark.24x24.png)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.