"EraΣer: A Compact FPGA-TDC Design."

Günter Knittel, Michael Traxler (2019)

> Home

Details and statistics

DOI: 10.1109/EBCCSP.2019.8836737

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ebccsp/KnittelT19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ebccsp/KnittelT19
Günter Knittel, Michael Traxler:
EraΣer: A Compact FPGA-TDC Design. EBCCSP 2019: 1-8

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.