"Design of an ultra-low power 32-bit adder operating at subthreshold ..."

Mohsen Jafari et al. (2013)

> Home

Details and statistics

DOI: 10.1109/DTIS.2013.6527799

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dtis/JafariIAFS13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dtis/JafariIAFS13
Mohsen Jafari, Mohsen Imani, Mohammad Ansari, Morteza Fathipour, Nader Sehatbakhsh:
Design of an ultra-low power 32-bit adder operating at subthreshold voltages in 45-nm FinFET. DTIS 2013: 167-168

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.