"Neural Network for Circuit Models of Monolithic InAlN/GaN NAND and NOR ..."

Ales Chvála et al. (2019)

> Home

Details and statistics

DOI: 10.1109/DTIS.2019.8735087

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dtis/ChvalaNMPDS19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dtis/ChvalaNMPDS19
Ales Chvála, Lukás Nagy, Juraj Marek, Juraj Priesol, Daniel Donoval, Alexander Satka:
Neural Network for Circuit Models of Monolithic InAlN/GaN NAND and NOR Logic Gates. DTIS 2019: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.