"A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher."

Zijie Wang, Jiajun Lu, José L. Núñez-Yáñez (2022)

> Home

Details and statistics

DOI: 10.1109/DSD57027.2022.00023

access: closed

type: Conference or Workshop Paper

metadata version: 2023-01-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dsd/WangLN22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/WangLN22
Zijie Wang, Jiajun Lu, José L. Núñez-Yáñez:
A Low-complexity FPGA TDC based on a DSP Delay Line and a Wave Union Launcher. DSD 2022: 101-108

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.