"FPGA Placement Improvement Using a Genetic Algorithm and the Routing ..."

Francisco-Javier Veredas, Enrique J. Carmona (2018)

> Home

Details and statistics

DOI: 10.1109/DSD.2018.00026

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/dsd/VeredasC18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/VeredasC18
Francisco-Javier Veredas, Enrique J. Carmona:
FPGA Placement Improvement Using a Genetic Algorithm and the Routing Algorithm as a Cost Function. DSD 2018: 70-76

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.