"Improving Digital Circuit Simulation with Batch-Parallel Logic Evaluation."

Maria Patrou et al. (2019)

> Home

Details and statistics

DOI: 10.1109/DSD.2019.00031

access: closed

type: Conference or Workshop Paper

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dsd/PatrouLGK19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/PatrouLGK19
Maria Patrou, Jean-Philippe Legault, Aaron Graham, Kenneth B. Kent:
Improving Digital Circuit Simulation with Batch-Parallel Logic Evaluation. DSD 2019: 144-151

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.