"High Performance CMOS 2-input NAND Based on Low-race Split-level ..."

Jose Carlos Garcia-Montesdeoca, Juan A. Montiel-Nelson, Saeid Nooshabadi (2009)

> Home

Details and statistics

DOI: 10.1109/DSD.2009.181

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-23

- view
  authority control:
- export record
  dblp key:
  - conf/dsd/Garcia-MontesdeocaMN09a
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/Garcia-MontesdeocaMN09a
Jose Carlos Garcia-Montesdeoca, Juan A. Montiel-Nelson, Saeid Nooshabadi:
High Performance CMOS 2-input NAND Based on Low-race Split-level Charge-recycling Pass-transistor Logic. DSD 2009: 593-596

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.