"High-Accuracy Architecture-Level Power Estimation for Partitioned SRAM ..."

Minh Quang Do, Per Larsson-Edefors, Mindaugas Drazdziulis (2007)

> Home

Details and statistics

DOI: 10.1109/DSD.2007.4341476

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dsd/DoLD07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dsd/DoLD07
Minh Quang Do, Per Larsson-Edefors, Mindaugas Drazdziulis:
High-Accuracy Architecture-Level Power Estimation for Partitioned SRAM Arrays in a 65-nm CMOS BPTM Process. DSD 2007: 249-256

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.