"Logic BIST Architecture Using Staggered Launch-on-Shift for Testing ..."

Shianling Wu et al. (2010)

> Home

Details and statistics

DOI: 10.1109/DFT.2010.50

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/WuWYFWJTZLCLJ10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/WuWYFWJTZLCLJ10
Shianling Wu, Laung-Terng Wang, Lizhen Yu, Hiroshi Furukawa, Xiaoqing Wen, Wen-Ben Jone, Nur A. Touba, FeiFei Zhao, Jinsong Liu, Hao-Jan Chao, Fangfang Li, Zhigang Jiang:
Logic BIST Architecture Using Staggered Launch-on-Shift for Testing Designs Containing Asynchronous Clock Domains. DFT 2010: 358-366

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.