"A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate ..."

Manoj Kumar Goparaju, Ashok Kumar Palaniswamy, Spyros Tragoudas (2008)

> Home

Details and statistics

DOI: 10.1109/DFT.2008.44

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/dft/GoparajuPT08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dft/GoparajuPT08
Manoj Kumar Goparaju, Ashok Kumar Palaniswamy, Spyros Tragoudas:
A Fault Tolerance Aware Synthesis Methodology for Threshold Logic Gate Networks. DFT 2008: 176-183

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.