"FPGA Implementation of Strongly Parallel Histogram Equalization."

Ernest Jamro, Maciej Wielgosz, Kazimierz Wiatr (2007)

> Home

Details and statistics

DOI: 10.1109/DDECS.2007.4295260

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/JamroWW07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/JamroWW07
Ernest Jamro, Maciej Wielgosz, Kazimierz Wiatr:
FPGA Implementation of Strongly Parallel Histogram Equalization. DDECS 2007: 93-98

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.