"Logic synthesis method for pattern matching circuits implementation in ..."

Grzegorz Borowik, Tadeusz Luba, Bogdan J. Falkowski (2009)

> Home

Details and statistics

DOI: 10.1109/DDECS.2009.5012135

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/ddecs/BorowikLF09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ddecs/BorowikLF09
Grzegorz Borowik, Tadeusz Luba, Bogdan J. Falkowski:
Logic synthesis method for pattern matching circuits implementation in FPGA with embedded memories. DDECS 2009: 230-233

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.