"Simplifying RTL design and verification in chip manufacturing: A paradigm ..."

José-Miguel Galeas-Merchán, José-Borja Castillo-Sánchez, Martín González-García (2023)

> Home

Details and statistics

DOI: 10.1109/DCIS58620.2023.10335966

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/dcis/Galeas-MerchanC23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/dcis/Galeas-MerchanC23
José-Miguel Galeas-Merchán, José-Borja Castillo-Sánchez, Martín González-García:
Simplifying RTL design and verification in chip manufacturing: A paradigm for Electronics Teaching using Open-Source tools. DCIS 2023: 1-6

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.