"A Combined Pairing and Chaining Algorithm for CMOS Layout Generation."

A. Josep Velasco et al. (1996)

> Home

Details and statistics

DOI: 10.1109/EDTC.1996.494373

access: closed

type: Conference or Workshop Paper

metadata version: 2022-05-20

- view
  authority control:
- export record
  dblp key:
  - conf/date/VelascoMCL96
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/VelascoMCL96
A. Josep Velasco, Xavier Marin, Jordi Carrabina, Rafael Peset Llopis:
A Combined Pairing and Chaining Algorithm for CMOS Layout Generation. ED&TC 1996: 609

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.