"Robust and High-Performance 12-T Interlocked SRAM for In-Memory Computing."

Neelam Surana et al. (2020)

> Home

Details and statistics

DOI: 10.23919/DATE48585.2020.9116361

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/date/SuranaLBM20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/SuranaLBM20
Neelam Surana, Mili Lavania, Abhishek Barma, Joycee Mekie:
Robust and High-Performance 12-T Interlocked SRAM for In-Memory Computing. DATE 2020: 1323-1326

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.