"Efficient FPGA acceleration of Convolutional Neural Networks using ..."

Atul Rahman, Jongeun Lee, Kiyoung Choi (2016)

> Home

Details and statistics

DOI: —

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-09

- view
  - electronic edition @ ieee.org
- export record
  dblp key:
  - conf/date/RahmanLC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/date/RahmanLC16
Atul Rahman, Jongeun Lee, Kiyoung Choi:
Efficient FPGA acceleration of Convolutional Neural Networks using logical-3D compute array. DATE 2016: 1393-1398

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.